

AMPLIFIER CIRCUIT AND  
POWER SUPPLY PROVIDED THEREWITH

FIELD OF THE INVENTION

The present invention relates to an amplifier circuit as an error amplifier for use in a DC regulated power supply, and to a power supply provided with such an amplifier circuit.

BACKGROUND OF THE INVENTION

Fig. 6 represents an equivalent circuit of a conventional DC regulated power supply.

The power supply receives input voltage  $V_i$  and outputs it as output voltage  $V_o$  via a PNP-type output transistor Q10. In addition, the power supply supplies

current  $I_o$  to a load  $R_L$  according to a base current that flows into a driver 11 from the output transistor Q10. The output voltage  $V_o$  is divided by a voltage divider made up of serially connected voltage dividing resistors  $R_A$  and  $R_B$ , and supplied to an error amplifier 12 as a feedback voltage  $V_{adj}$ . The error amplifier 12 also receives a constant reference voltage  $V_{ref}$  generated by a reference voltage source 13. The error amplifier 12 amplifies a difference between the feedback voltage  $V_{adj}$  and the reference voltage  $V_{ref}$  and outputs a control voltage. Based on the control voltage, the driver 11 controls the base current of the output transistor Q10, so as to regulate the output voltage  $V_o$ . In this way, the power supply is able to apply output voltage  $V_o$  of a constant level to the load  $R_L$ , regardless of fluctuations in input voltage  $V_i$  or load current.

Fig. 7 represents a circuit diagram of the error amplifier 12. The error amplifier 12 includes transistors Q15 and Q16 that make up a differential pair. The base of the transistor Q15 is a non-inverted input terminal  $IN^+$  that receives reference voltage  $V_{ref}$ . The base of the transistor Q16 is an inverted input terminal  $IN^-$  that receives feedback voltage  $V_{adj}$ . In the error amplifier 12, a change in feedback voltage  $V_{adj}$  causes a change in emitter current of the transistor Q16. In order to provide a

constant current flow, a constant current source CS11 varies the emitter potentials of the transistors Q15 and Q16, so that the emitter current of the transistor Q15 varies inversely with the emitter current of the transistor Q16. In response, a control voltage  $V_c$ , which is extracted from a transistor Q11 on the side of the transistor Q15, is also varied.

For the purpose of preventing output oscillation, DC regulated power supplies such as above generally include a capacitor  $C_o$  between the output terminal of the power supply and GND. The capacitor  $C_o$  is serially connected to a resistor ESR, which is a serial equivalent resistor of the capacitor  $C_o$ .

In a structure where the error amplifier 12 is included in a feedback loop as in the foregoing power supply, a phase shift is generated between the input and output voltages of the error amplifier 12, causing the error amplifier 12 to oscillate. One way to solve such an oscillation is to provide a phase compensation circuit made up of a capacitor  $C_{11}$  and a resistor  $R_{12}$ , as shown in Fig. 7 for example. The following describes the phase compensation circuit in detail.

In the error amplifier 12, the same current flows through transistors Q11 and Q12 that make up a current mirror circuit. Similarly, the same current flows through

transistors Q13 and Q14 that make up a current mirror circuit. A transistor Q17 is serially connected to the transistor Q11, and the capacitor C11 is connected between the base and collector of the transistor Q17. A transistor Q18 is serially connected to the transistor Q14, and the base and collector of the transistor Q18 is connected to each other. The bases of the transistors Q17 and Q18 are connected to each other via a resistor R11.

When the transistors Q17 and Q18 are turned on, a low-pass filter (phase compensation circuit) realized by the capacitor C11 and resistor R11 is connected to the error amplifier 12. The phase compensation constant of the phase compensation circuit is determined by the time constant  $C \times R$ , where C is the capacitance of the capacitor C11, and R is the resistance of the resistor R11. The larger the phase compensation constant, the stronger the effect of phase compensation. The frequency characteristic of the error amplifier 12 is determined from a cut-off frequency of the low-pass filter, which is expressed as

$$f_0 = 1/2\pi(Av \times C)R$$

where Av is the voltage gain of the error amplifier 12.

The provision of the low-pass filter in the error amplifier 12 prevents oscillation because it lowers a gain in a high-frequency range (approximately 3dB) that causes

oscillation.

One conventional example of phase compensation by error amplifier is Japanese Publication for Unexamined Patent Application No. 111722/1998 (*Tokukaihei 10-111722*; published on April 28, 1998) (corresponding USPN 5,859,757), which discloses a power supply with an error amplifier that is connected to an external phase compensation capacitor.

In small-package DC regulated power supplies with a small current output (output current  $I_o \leq 200mA$ ) for use in portable phones or other portable devices, there has been demand for externally providing a capacitor of a small capacitance and using such capacitor as an output capacitor, so that the mount area for the power supply in the device can be reduced. Such demand has encouraged development of many types of small-current-output DC regulated power supplies that allow the use of ceramic capacitor for the output capacitor. These DC regulated power supplies have been put to actual applications.

Meanwhile, many desktop apparatuses such as CD-ROM apparatuses and DVD-ROM apparatuses use a DC regulated power supply of an intermediate current range (generally from 300mA to 500mA). Miniaturization (both size and thickness) of these apparatuses has created demand for high-density packaging of the apparatus

components (including power supply). Therefore, the market demand for externally providing a ceramic capacitor as the output capacitor to reduce the mount area in the apparatus has also been strong in the DC regulated power supplies that produce an intermediate output current of about 500mA.

The size and thickness of the apparatus can be desirably reduced when the output capacitor is realized by a chip-stacked ceramic capacitor, which has a relatively large capacitance for its small size. Fig. 8 represents an equivalent circuit of such a chip-stacked ceramic capacitor.

The large capacitance of the chip-stacked ceramic capacitor is realized by the stacked structure of dielectric. The ceramic capacitor is an electrical equivalent of a circuit in which individual capacitors  $C_{I1}$  through  $C_{In}$  are connected to one another in parallel. When each capacitance of the capacitors  $C_{I1}$  through  $C_{In}$  is  $C_0$ , the total capacitance of the ceramic capacitor is  $n \times C_0$ . The respective series equivalent resistors  $ESR_1$  through  $ESR_n$  of the capacitors  $C_{I0}$  through  $C_{In}$  are also provided in parallel. Thus, when each resistance of the series equivalent resistors  $ESR_1$  through  $ESR_n$  is  $R_0$ , the series equivalent resistance of the chip-stacked ceramic capacitor is given by  $n \times R_0$ .

However, owing to such a structure, the series equivalent resistance of the chip-stacked ceramic capacitor is relatively low as compared with other types of capacitors, such as a tantalum capacitor or an Al electrolytic capacitor. Accordingly, the output phase of the power supply using the chip-stacked ceramic capacitor tends to run fast, making the power supply susceptible to output oscillation.

The susceptibility to output oscillation is even more prominent in an intermediate-current power supply with an output current of about 500mA, because it produces a larger output current than the small-current power supply and the output impedance of the output transistor is accordingly smaller. For example, a required capacitance of the output capacitor is about  $10\mu\text{F}$  in the intermediate-current power supply, compared with  $2.2\mu\text{F}$  for the capacitor used in the small-output power supply. Despite the large capacitance it provides, the use of chip-stacked ceramic capacitor as the output capacitor is therefore not suitable for actual applications due to its susceptibility to output oscillation.

Fig. 9 is a graph representing a relationship between output current and output noise level of power supplies. The graph plots output noise level characteristics of a small-current power supply (150mA) and an

intermediate-current power supply (500mA), which are respectively indicated by solid line and broken line, when the capacitance of the output capacitor is held at a constant level ( $1.0\mu\text{F}$ ). Note that, the graph uses the logarithm scale.

It can be seen from the graph that the output noise level of the small-current power supply increases abruptly, i.e., output oscillation is generated, when the output current falls below about 5mA. In contrast, in the intermediate-current power supply, the output noise level increases abruptly (output oscillation is generated) when the output current exceeds about 200mA. The intermediate-current power supply operates on an intermediate current range (200mA to 500mA), which falls outside of the current range for the small-current power supply. In the intermediate current range, oscillation is caused when the phase margin of the output section is reduced by the reduced output impedance of the output transistor.

In order to solve this problem, the DC regulated power supply enhances the effect of phase compensation in the error amplifier, so that output oscillation can be prevented. However, with the strong phase compensation, response characteristics suffer, and particularly the response of the output section becomes poor when there is

an abrupt output current increase. Fig. 10 represents such output response ("load response characteristic" hereinafter).

It can be seen from the graph that the output voltage  $V_o$  of the conventional DC regulated power supply instantaneously drops to about 0.5V in response to a load fluctuation, as indicated by solid line, before it levels off to a constant level slightly below the original value prior to the load fluctuation. When the rated output voltage is 3.3V, the decrement of the instantaneous voltage drop should preferably be about 3% of the rated output voltage, i.e., about 0.1V. However, due to the poor output characteristic, it has been difficult with the conventional DC regulated power supply to achieve such a small value.

#### SUMMARY OF THE INVENTION

An object of the present invention is to provide a DC regulated power supply having a superior load response characteristic, and to provide an amplifier circuit suitable for such a power supply, with which output oscillation can be prevented even when the DC regulated power supply is of an intermediate current type which produces an output current of about 500mA, and when a chip-stacked ceramic capacitor is used as the output capacitor.

In order to achieve the foregoing object, an amplifier

circuit of the present invention includes: a comparing and amplifying section that compares a target voltage and a reference voltage and amplifies a difference of the target voltage and the reference voltage; and a phase compensator that compensates for a shift of input and output phases. The phase compensator includes two resistors and a capacitor, the two resistors being serially connected between bases of two sub transistors that flow the same current as that in a differential transistor pair made up of two transistors, the capacitor having a terminal connected to an output terminal of the amplifier circuit, and the capacitor having a terminal connected via one of the two resistors to the base of one of the two sub transistors receiving an amplifier output voltage outputted from the output terminal.

With this configuration, when the two sub transistors are turned on, the amplifier circuit is connected to a low-pass filter that is realized by the resistor and capacitor connected to the base of the other sub transistor of the sub transistor disposed on the output terminal side of the amplifier circuit. The amplifier circuit has a gain whose frequency characteristic is decided by the cut-off frequency of the low-pass filter. Therefore, output oscillation can be prevented by lowering a gain of the frequency that causes output oscillation.

Further, the two resistors divide a resistance between the bases of the sub transistors, reducing the resistance of the resistor making up the low-pass filter. This decreases the value of phase compensation constant that is determined by the product of capacitance and resistance of the capacitor and resistor making up the low-pass filter. As a result, the effect of phase compensation becomes weaker, making it possible to carry out phase compensation without causing a spontaneous voltage drop of output voltage in response to an abrupt load fluctuation.

The amplifier circuit is therefore able to prevent output oscillation and improve load response characteristic when used in the DC regulated power supply of an intermediate current type that uses a chip-stacked ceramic capacitor as the output capacitor.

A power supply of the present invention includes the amplifier circuit as an error amplifier, wherein the error amplifier controls an output voltage according to the difference of a feedback voltage and a reference voltage, the feedback voltage being a feedback output voltage of an output transistor. The present invention therefore provides a power supply in which output oscillation is prevented and load response characteristic is improved by the amplifier circuit.

For a fuller understanding of the nature and advantages of the invention, reference should be made to the ensuing detailed description taken in conjunction with the accompanying drawings.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a circuit diagram representing a schematic structure of a first DC regulated power supply according to one embodiment of the present invention.

Fig. 2 is a circuit diagram representing a schematic structure of a second DC regulated power supply according to the embodiment of the present invention.

Fig. 3 is a circuit diagram representing a schematic structure of a third DC regulated power supply according to the embodiment of the present invention.

Fig. 4 is a circuit diagram representing a schematic structure of a fourth DC regulated power supply according to the embodiment of the present invention.

Fig. 5 is a circuit diagram representing a schematic structure of a fifth DC regulated power supply according to the embodiment of the present invention.

Fig. 6 is a circuit diagram representing a schematic structure of a conventional DC regulated power supply.

Fig. 7 is a circuit diagram representing a schematic structure of an error amplifier provided in the DC

regulated power supply.

Fig. 8 is a circuit diagram representing an equivalent circuit of a chip-stacked ceramic capacitor provided as an output capacitor of the DC regulated power supply.

Fig. 9 is a graph representing a relationship between output current and output noise level in conventional power supplies of a small current type and of an intermediate current type.

Fig. 10 is a graph representing output response characteristic when there is an abrupt increase in the conventional DC regulated power supply and in the DC regulated power supply of the present invention.

#### DESCRIPTION OF THE EMBODIMENTS

The following describes one embodiment of the present invention with reference to Fig. 1 through Fig. 5.

Fig. 1 is a circuit diagram representing a structure of a first DC regulated power supply (simply "power supply" hereinafter) according to the present embodiment.

The power supply includes a driver 1, a reference voltage source 2, an error amplifier 3, an output transistor Q0, voltage dividing resistors RA and RB, and an output capacitor Co.

The output transistor Q0 is of a PNP type and is provided as an output control transistor. The base of the

transistor Q0 is connected to a driver output terminal of the driver 1, and the emitter and collector of the transistor Q0 are connected to an input terminal PIN and an output terminal POUT, respectively. The input terminal PIN receives an input voltage  $V_i$ , and the output terminal POUT outputs an output voltage  $V_o$ .

The voltage dividing resistors RA, RB, and the output capacitor Co are connected in parallel between the output terminal POUT and a ground terminal GND. The voltage dividing resistors RA and RB are serially connected to each other to make up a voltage divider. A junction A of the voltage dividing resistors RA and RB is connected to an inverted input terminal IN- of the error amplifier 3. The output capacitor Co is externally provided for preventing output oscillation, and is realized by a chip-stacked ceramic capacitor or other types of capacitors.

The reference voltage source 2 is provided between the input terminal PIN and the ground terminal GND. The reference voltage source 2 is a circuit or the like that generates reference voltage  $V_{ref}$  of a constant level. For the reference voltage source 2, a constant voltage element such as a Zener diode, or a constant current circuit is used, for example. Further, the reference voltage source 2 is connected to a non-inverted input terminal IN+ of the error amplifier 3, so as to supply a generated constant

voltage the error amplifier 3.

The error amplifier 3, which is an amplifier circuit, receives the input voltage  $V_i$  as a power voltage. The error amplifier 3 outputs a control voltage  $V_c$  (amplifier output voltage) for the driver 1 from an output terminal OUT, so as to match a feedback voltage  $V_{adj}$  (target voltage), which is produced (at the junction A) at a voltage ratio of the voltage dividing resistors  $R_A$  and  $R_B$ , and the reference voltage  $V_{ref}$  produced in the reference voltage source 2.

The driver 1, including active elements and other circuit elements, is a circuit for driving the transistor  $Q_0$ . The driver 1 controls the base current of the transistor  $Q_0$  based on the control voltage  $V_c$  from the error amplifier 3, so as to control the collector voltage of the transistor  $Q_0$ , i.e., the output voltage  $V_o$ .

The following describes the error amplifier 3.

The error amplifier 3 includes PNP-type transistors  $Q_1$  through  $Q_4$ , NPN-type transistors  $Q_5$  through  $Q_8$ , a capacitor  $C_1$ , and resistors  $R_1$  and  $R_2$ .

The transistors  $Q_5$  and  $Q_6$  make up a differential transistor pair. The base of the transistor  $Q_5$  is connected to the non-inverted input terminal  $IN+$ , and the base of the transistor  $Q_6$  is connected to the inverted input terminal  $IN-$ . The emitters of the transistors  $Q_5$  and  $Q_6$  are connected to one terminal of a constant current

source CS1, and the other terminal of the constant current source CS1 is connected to the ground terminal GND. The collectors of the transistors Q5 and Q6 are respectively connected to the collectors of the transistors Q2 and Q3. A circuit portion realized by the transistors Q5, Q6, and the constant current source CS1 serves as a comparing and amplifying section that compares the feedback voltage  $V_{adj}$  and the reference voltage  $V_{ref}$  and amplifies the difference of the two voltages.

The base and collector of the transistor Q2 are connected to each other. The base of the transistor Q2 is also connected to the base of the transistor Q1. The collector of the transistor Q1 is connected to the output terminal OUT and to the collector of the transistor Q7 (sub transistor). The base and collector of the transistor Q3 are connected to each other. The base of the transistor Q3 is also connected to the base of the transistor Q4. The emitters of the transistors Q1 through Q4 all receive the input voltage  $V_i$  as a power voltage from the input terminal PIN.

The base of the transistor Q7 is connected to the base of the transistor Q8 (sub transistor) via the serially connected resistors R1 and R2. The collector and base of the transistor Q8 are connected to each other. The collector of the transistor Q8 is also connected to the

collector of the transistor Q4. The capacitor C1 is connected between the collector of the transistor Q7 (i.e., output terminal OUT) and the junction of the resistors R1 and R2. In other words, the capacitor C1 is connected to the base of the transistor Q7 via the resistor R1. The emitters of the transistors Q7 and Q8 are connected to the ground terminal. A circuit realized by the resistors R1, R2, and the capacitor C1 makes up a phase compensation circuit (phase compensator). The base of the transistor Q7, by being connected to the resistor R1, has higher impedance with respect to the junction of the resistors R1 and R2.

A circuit realized by the transistors Q1 and Q2 make up a current mirror circuit, so that the same current is flown through the transistors Q1 and Q2 as through the transistors Q7 and Q5. Likewise, a circuit realized by the transistors Q3 and Q4 makes up a current mirror circuit, so that the same current is flown through the transistors Q3 and Q4 as through the transistors Q6 and Q8.

The following describes operations of the power supply having the described structure.

With the input of input voltage  $V_i$  to the power supply, the transistor Q0 is turned on by being biased by the error amplifier 3 and the driver 1. Here, the output voltage  $V_o$  that appears at the collector of the transistor

Q0 is divided by the voltage dividing resistors RA and RB. As a result, the feedback voltage Vadj, which is proportional to the output voltage Vo, is generated at the junction of the voltage dividing resistors RA and RB.

The feedback voltage Vadj is supplied to the inverted input terminal IN- of the error amplifier 3. The reference voltage Vref produced by the reference voltage source 2 is supplied to the non-inverted input terminal IN+ of the error amplifier 3. In response, the error amplifier 3 outputs the control voltage Vc according to the difference of the feedback voltage Vadj and the reference voltage Vref. Based on the control voltage Vc, the driver 1 controls the base current of the transistor Q0. By thus controlled by the transistor Q0, the output voltage Vo applied to the load RL is maintained at a constant level that is determined by the voltage ratio of the voltage dividing resistors RA, RB, and the reference voltage Vref.

In the error amplifier 3, a change in feedback voltage Vadj brings about a proportional change in emitter current of the transistor Q6. In order to maintain a constant current level, the constant current source CS1 varies the emitter currents of the transistors Q5 and Q6, so that the emitter current of the transistor Q5 varies inversely with the emitter current of the transistor Q6. Accordingly, the control voltage Vc, which is extracted

from the collector of the transistor Q1 (output terminal OUT) on the side of the transistor Q5, is also varied. The control voltage  $V_c$  is supplied to the transistor Q7.

When the transistors Q7 and Q8 are turned on, the low-pass filter realized by the capacitor  $C_1$  and the resistor  $R_2$  is connected to the error amplifier 3. A phase compensation circuit, including the low-pass filter, has a phase compensation constant that is determined by the time constant  $C_1 \times R_2$ , where  $C_1$  is the capacitance of the capacitor  $C_1$ , and  $R_2$  is the resistance of the resistor  $R_2$ . The larger the phase compensation constant, the stronger the effect of phase compensation. The error amplifier 3 has a gain whose frequency characteristic is determined by the cut-off frequency of the low-pass filter, which is given by

$$f_0 = 1/2\pi(Av \times C_1)R_2$$

where  $Av$  is the voltage gain of the error amplifier 3.

The provision of the low-pass filter in the error amplifier 3 prevents oscillation because it lowers a gain in a high-frequency range that causes oscillation. In addition, in the error amplifier 3, the resistors  $R_1$  and  $R_2$  divide the resistance  $R$  of the resistor  $R_{11}$  in the error amplifier 12 of Fig. 7 described in connection with the BACKGROUND OF THE INVENTION section, so that the resistance  $R_2$  is smaller than resistance  $R$ . The capacitance  $C_1$  has the

same capacitance (capacitance C) as the capacitor C11 of the error amplifier 12. Thus, in the error amplifier 3, the phase compensation constant  $C_1 \times R_2$  is smaller than the phase compensation constant  $C \times R$  of the error amplifier 12. This increases  $f_0$  and as a result the effect of phase compensation is weaker than that in the error amplifier 12.

The error amplifier 3 therefore has an improved load response characteristic over the error amplifier 12 of the conventional example. This is indicated by broken line in Fig. 10, in which a spontaneous voltage drop of the output voltage  $V_o$  in response to an abrupt change in load current (output current  $I_o$ ) is suppressed not to exceed about 0.1V (approximately 3% of the rated output voltage of 3.3V). This enables the chip-stacked ceramic capacitor of a small capacitance to be used as the output capacitor  $C_o$ , so that the load response characteristic can be improved without causing output oscillation.

The following describes a second power supply according to the present embodiment. Fig. 2 shows a schematic structure of the power supply.

The power supply includes an error amplifier 4 in place of the error amplifier 3. In addition to the circuit elements of the error amplifier 3, the error amplifier 4 includes a phase compensation capacitor  $C_2$  (phase

advancing capacitor) for compensating for an output phase delay. The terminals of the capacitor C2 are connected between the bases of the transistors Q7 and Q8, and the capacitor C2 is connected in parallel to the resistors R1 and R2. The capacitor C2 is realized by a ceramic capacitor, for example.

In the error amplifier 4, the capacitor C2 advances an output phase in the vicinity of 500 kHz, so as to lower the gain of the error amplifier 4 at this frequency. Further, by the provision of the capacitor C2, a change in voltage level of the input voltage to the inverted input terminal IN-, i.e., a change in feedback voltage  $V_{adj}$  is more quickly transmitted to the transistor Q7 via transistors Q6, Q3, Q4, Q8 and capacitor C2, turning on the transistor Q7 more quickly. This enables the phase compensation operation of the phase compensation circuit to more quickly respond to an abrupt change in voltage level of the input voltage to the inverted input terminal IN-, i.e., the output voltage  $V_o$ , making it possible to prevent output oscillation more reliably. As a result, fast response is realized in the error amplifier 4.

In contrast, in the error amplifier 3, the absence of the capacitor C2 causes an abrupt change in voltage level of the input voltage to the inverted input terminal IN- to be transmitted to the transistor Q7 via transistors Q6, Q3,

Q4, Q8, and resistors R1 and R2. Thus, the ON timing of transistor Q7 is slower in the error amplifier 3 than the error amplifier 4.

The following describes a third power supply according to the present embodiment. Fig. 3 shows a schematic structure of the power supply.

The power supply includes an error amplifier 5, which is different from the foregoing error amplifier 3 or 4. The error amplifier 5 includes a capacitor C2 as with the error amplifier 4. However, the error amplifier 5 differs from the error amplifier 4 in that the terminals of the capacitor C2 are connected to the base of the transistor Q7 and the output terminal OUT, respectively.

In the error amplifier 5, by providing the capacitor C2 between the base of the transistor Q7 and the output terminal OUT, a change in control voltage  $V_c$  at the output terminal OUT is more quickly transmitted to the transistor Q7 via the capacitor C2, turning on the transistor Q7 more quickly. This enables the phase compensation operation of the phase compensation circuit to more quickly respond to output oscillation, making it possible to prevent output oscillation more reliably. As a result, fast response is realized in the error amplifier 5.

The following describes a fourth power supply according to the present embodiment. Fig. 4 shows a

schematic structure of the power supply.

The power supply includes an error amplifier 6, which differs from any of the foregoing error amplifiers 3 through 5. The error amplifier 6 includes a capacitor C2 as with the error amplifier 4. However, the error amplifier 6 differs from the error amplifier 4 in that the terminals of the capacitor C2 are connected to the base of the transistor Q7 and the output terminal POUT of the power supply, respectively.

In the error amplifier 6, by providing the capacitor C2 between the base of the transistor Q7 and the output terminal POUT, a change in output voltage Vo at the output terminal POUT is more quickly transmitted to the transistor Q7 via the capacitor C2, turning on the transistor Q7 more quickly. This enables the phase compensation operation of the phase compensation circuit to more quickly respond to an abrupt change in output voltage Vo than the second power supply, thereby preventing output oscillation more reliably. As a result, even faster response is realized in the error amplifier 6.

The following describes a fifth power supply according to the present embodiment. Fig. 5 shows a schematic structure of the power supply.

The power supply includes an error amplifier 7, which differs from any of the foregoing error amplifiers 3

through 6. The error amplifier 7 differs from the error amplifier 6 in that the terminals of the capacitors C2 are connected to the base of the transistor 7 and the junction A of the voltage dividing resistors RA and RB, respectively.

In the error amplifier 7, by providing the capacitor C2 between the base of the transistor Q7 and the junction A, a change in feedback voltage Vadj at the junction A is more quickly transmitted to the transistor Q7 via the capacitor C2, turning on the transistor Q7 more quickly. This enables the phase compensation operation of the phase compensation circuit to more quickly respond to an abrupt change in output voltage Vo than the second power supply, thereby preventing output oscillation more reliably. As a result, even faster response is realized in the error amplifier 7.

The error amplifier 7 also differs from the error amplifier 6 in that the feedback voltage Vadj applied to the capacitor C2 is lower than the output voltage Vo. Among various types of ceramic capacitors, the chip-stacked ceramic capacitor incorporating a semiconductor junction has a property that the capacitance decreases with increase in applied voltage. Thus, when the capacitor C2 is a ceramic capacitor, the error amplifier 7 can increase the capacitance of the capacitor C2 more than the error amplifier 6 can. This

enables the error amplifier 7 to respond faster than the error amplifier 6.

Preferably, the capacitors C2 of the fourth and fifth power supplies are of a type that varies its capacitance according to the applied voltage, i.e., the output voltage  $V_o$ . For example, the capacitor C2 may be a chip-stacked ceramic capacitor incorporating a semiconductor junction. With such capacitor C2, when the output voltage  $V_o$  is higher than a steady level, any increase in applied voltage to the capacitor C2 brings about a proportional decrease in the capacitance of the capacitor C2.

In the DC regulated power supply, the feedback amount from the output generally decreases as the output voltage increases. In this case, output oscillation becomes less likely. Conversely, the feedback amount from the output increases as the output voltage decreases. In this case, output oscillation becomes more likely. Thus, with the capacitor C2 that reduces its capacitance with increase in output voltage  $V_o$ , an output phase delay can be optimally compensated for according to the value of output voltage  $V_o$ , because in this case the capacitance of the capacitor C2 is essentially decided by the extent of output phase delay.

As described, each of the error amplifiers 3 through 7 of the present embodiment is an amplifier circuit that

includes: a comparing and amplifying section that compares a target voltage and a reference voltage and amplifies a difference of the target voltage and the reference voltage; and a phase compensator that compensates for a shift of input and output phases, the phase compensator including two resistors and a capacitor, the two resistors being serially connected between bases of two sub transistors that flow the same current as that in a differential transistor pair made up of two transistors, the capacitor being connected between the collector of the sub transistor disposed on the output terminal side of the amplifier circuit and a junction of the resistors.

With this configuration, the effect of phase compensation can be made weaker by reducing the value of a phase compensation constant, which is determined by the product of capacitance and resistance of the capacitor and resistor of the low-pass filter realized by the resistor and capacitor connected to the base of the other sub transistor of the sub transistor disposed on the output terminal side of the amplifier circuit. As a result, this makes it possible to carry out phase compensation without causing a spontaneous voltage drop of output voltage in response to an abrupt load fluctuation. The amplifier circuit is therefore able to prevent output

oscillation and improve load response characteristic when used in the DC regulated power supply of an intermediate current type, even when the chip-stacked type ceramic capacitor is used as the output capacitor.

It is preferable in the amplifier circuit that the phase compensator includes a phase advancing capacitor that compensates for an output phase delay. This enables the amplifier circuit, when used as an error amplifier of the DC regulated power supply, to compensate for an output phase delay and prevent output oscillation caused by output phase delay.

It is preferable in the amplifier circuit that the phase advancing capacitor is connected in parallel to the two resistors. In this way, a change in target voltage is more quickly transmitted from the differential transistor pair via the phase advancing capacitor to the sub transistor, turning on the sub transistor more quickly. This enables the phase compensation operation of the phase compensator to more quickly respond to an abrupt change in target voltage.

It is preferable that the phase advancing capacitor is connected between the output terminal and the base of the sub transistor on the side of the output terminal. In this way, a voltage change at the output terminal is more quickly transmitted to the sub transistor via the phase

advancing capacitor, turning on the sub transistor more quickly. This enables the phase compensation operation to even more quickly respond to an abrupt change in target voltage. As a result, even faster response can be realized in the amplifier circuit.

In a power supply of the present embodiment including the error amplifier that controls the output voltage according to a difference of a feedback voltage, which is a feedback output voltage of the output transistor, and a predetermined voltage, the error amplifier is preferably the amplifier circuit with the phase advancing capacitor, and the phase advancing capacitor is preferably connected between a generating point of the output voltage and the base of the sub transistor on the output terminal side.

With this configuration, a change in output voltage is more quickly transmitted to the sub transistor via the phase advancing capacitor. This enables the phase compensation operation to more quickly respond to an abrupt change in output voltage, as opposed to capturing a voltage change at the output terminal of the amplifier circuit in the power supply. As a result, even faster response can be realized in the amplifier circuit.

In another power supply of the present embodiment including the error amplifier that controls the output

voltage according to a difference of a feedback voltage, which is a feedback output voltage of the output transistor, and a reference voltage, the error amplifier is preferably the amplifier circuit with the phase advancing capacitor, and the phase advancing capacitor is preferably connected between a generating point of the feedback voltage and the base of the sub transistor on the output terminal side.

With this configuration, a change in output voltage is more quickly transmitted to the sub transistor via the phase advancing capacitor. This enables the phase compensation operation to more quickly respond to an abrupt change in output voltage, as opposed to capturing a voltage change at the output terminal of the amplifier circuit in the power supply. Further, since the feedback voltage is generally produced by dividing the output voltage through resistors or other circuit elements, the voltage applied to the phase advancing capacitor is lower than the output voltage. Thus, if the phase advancing capacitor is a ceramic capacitor with such a property that the capacitance decreases with increase in applied voltage, high response can be maintained even for a small voltage in the power supply. As a result, even faster response can be realized in the amplifier circuit.

It is preferable in the foregoing power supplies that

the phase advancing capacitor is a capacitor that decreases its capacitance with increase in applied voltage. In this case, an increase in applied voltage to the phase advancing capacitor with increase in output voltage causes the feedback amount from the output to increase and the output oscillation becomes more likely. In addition, the capacitance of the phase advancing capacitor decreases. That is, the capacitance of the phase advancing capacitor is decided according to the extent of output phase delay. It is therefore possible to optimally compensate for an output phase delay according to a value of the output voltage.

In a power supply including the error amplifier that controls the output voltage according to the difference of a feedback voltage and a reference voltage, the error amplifier is preferably an amplifier circuit that is not provided with the phase advancing amplifier. With this amplifier circuit, a power supply can be provided that can prevent output oscillation and improve load response characteristic at the same time.

The invention being thus described, it will be obvious that the same may be varied in many ways. Such variations are not to be regarded as a departure from the spirit and scope of the invention, and all such modifications as would be obvious to one skilled in the art

are intended to be included within the scope of the following claims.